Dwebster

6/20/2014
Wichita, KS

Position Desired

Electronics Engineering
Phoenix, AZ; Tucson, AZ; Denver, CO
Yes

Resume

OBJECTIVE

Seeking an Senior Engineering position which will draw on my extensive background and provide further career growth in the design, test and validation of semiconductor products.



Career Highlights:

Project Lead, Supervisory, Design Team Lead and Mentor to both Experienced and Younger Engineers

Taught Undergraduate Electrical Engineering Courses - Digital, Analog, Communications Theory

Extensive Digital, Analog and RF Design Experience
Assembly, Basic, C, C++ Programming
Microcontrollers, ARM and TI DSP Design
ISO9000 /AS9100C Work Instructions
Component Validation and Semiconductor Test
CAD, Autocad, Orcad, PADS, Allegro
VHDL Programming for FPGA’s and CPLD’s
Wafer Probe, Cantilever, Vertical and Membrane
PCI, PCI Express, USB 1.1 & 2.0, 802.11a/b/g,
802.16, Bluetooth, CCK, DPSK, QPSK, 64QAM, OFDM

Semiconductor Testers - Agilent 93K, Credence ASL3K&1K Testers, ROOS Silicon RF Tester, Nextest Magnum and Maverick Memory Tester, all other various lab equipment used for digital, analog and RF.



Senior RF Test Engineer
Jan 09 – Present

Integra Technologies, Wichita,KS

Integra Technologies is a contract test facility with an emphasis on the defense industry and medical device performing testing and qualification of semiconductor devices both package and wafer probe. Duties include designing load boards used to test devices, writing software test suites and production support. Other duties include preparing cost estimates, negotiating test requirements with clients, mentoring, working with outside vendors on load board design and mechanical designs used in the test setups. Provided in house classes on High Speed Load Board Designs, ORCAD and Allegro Classes, How to Successfully Test to 250C and -196C, RF testing using the ASL3K, and Standard Spread Sheet Approach to Estimating Test Jobs at Integra. Also, worked with management to define test systems for future needs. Devices tested include, 26 and 36GHz RF isolators, 40Ghz RF Wafer Transceivers, 6Ghz Wafer Transceiver, 802.11 Transceivers, 24 Bit A/D, 10GBps Serial to Parallel Converters, 500MBps Digital Isolators, Digital RF Controller ASIC die probe, Various high Speed Digital Probing Solutions, 10GBps clock buffers and clock dividers, various RF wideband transceivers, various RF Amplifiers and RF Switches ranging in frequency from 500Mhz to 6Ghz.



Staff RF Test Engineer April 06 – December 08

Atmel, Colorado Springs, CO

Responsible for designing and creating manufacturing test solutions for wafer probe and packaged parts built in the Atmel Colorado Springs facility for the Foundry Division. Hardware and software tests solutions created included a WiMax Dual Band MIMO Radio, an 802.11b/g repeater, and an 800 MHz dual channel A/D. Designed all hardware and coded all software used in the test solutions for each. Other duties included mentoring younger engineers on test program development and helping more experience engineers come up to speed on mixed signal and RF testing. Worked with multiple departments standardizing the load board design for the ASL3K by using a tower concept for the system and doing formal design reviews on the schematics and layouts both internally and with the customer. Project lead in creating a test validation system which would allow testing 300 Encrypted memory and RF devices at one time. Responsibilities included all hardware design for the system; FPGA code development and coordinating the software scripting effort and ARM code development. System will allow testing 300 devices at one time over temperature, voltage and frequency. Project lead in defining a matrix solution to selecting next generation of testers for testing RF and other very high speed semiconductor devices.



Senior RF Test Engineer 2005 - 2006

Amkor, Chandler, AZ

Senior RF Test Engineer responsible for designing and creating next generation manufacturing test solutions for multi-site RF Silicon Devices tested on the ASL3K RF Tester. All tests solutions created were done under contract by various silicon vendors. Tests solutions included Quad Site/Quad Band PA, Dual Site GSM/DCS/PCS Transceiver, and Broadband Tuner used in Cable Modems. RF Wafer Membrane Probe Solutions, Various Cantilever Probing solutions.



Senior RF Test Engineer 2004 - 2005

RF Magic, San Diego, CA

HW Test Engineering responsible for designing and creating the next generation manufacturing test solutions used to test various RF IC’s designed by RF Magic. Also, responsible for designing, constructing, and debugging specialized pods used in the ROOS system to enhance its ability to test complex IC’s. Pods designed included a Phase Noise Integrator for measuring integrated phase noise, differential baseband amplifiers, RF relays, and RF relay drivers. Also, I coordinated the efforts of outside contractors to create FW and ROOS software modules.



Senior HW Design Engineer 2001 – 2004

Intel Corporation, San Diego, CA

Project Design Lead on Intel's 802.11a/b WLAN product. Provided project leadership and direction for the RF Hardware Design team in developing an 802.11a/b mini-PCI, PCI and Cardbus WLAN product lines. Developed schedules, design level documentation and assisted in testing and debugging the systems with other team members. Provided guidance and leadership in putting together the silicon and product validation team to design the hardware and software for a validation system which would test up to 12 WLAN NIC’s at a single time in two setups which speeded up the product qualification process. I coordinated the contract-manufacturing efforts to provide engineering prototypes and alpha/beta production samples to the business unit. Additional responsibilities included doing performance reviews on the hardware design team members and mentoring younger engineers.

RF Test Manufacturing - As the Senior RF Test Engineer for manufacturing test on Intel’s Wireless products, I was responsible for managing contractors to design, produce and integrate automated fixtures into manufacturing. I was also responsible for developing and training production technicians to debug and repair products to the component level. Also responsible for Intel’s onsite manufacturing test support personnel and defining future direction for test systems, equipment upgrades and modernization of existing systems.



Staff Applications Engineer 2000 –...

Login or Register to view the full resume.